Module Verilog

module Verilog: sig .. end

Verilog netlist generation.

val output_netlist : Circuit.circuit -> unit

Writes Verilog netlist (<circuit>.v) to a file.